产品制造商
提交询价BOM 工具

PPLD910-12

Intel Corporation

PPLD910-12 产品规格书
Intel Corporation PPLD910-12
  • HTS Code
    8542.39.00.01
  • SB Code
    8542.31.00.55
  • Technology
    CMOS
  • Width (mm)
    15.24
  • Length (mm)
    52.26
  • Architecture
    PAL-TYPE
  • JESD-30 Code
    R-PDIP-T40
  • Organization
    12 DEDICATED INPUTS, 24 I/O
  • Package Code
    DIP
  • Package Shape
    RECTANGULAR
  • Package Style
    IN-LINE Meter
  • Surface Mount
    NO
  • Terminal Form
    THROUGH-HOLE
  • J-STD-609 Code
    e0
  • Output Function
    MACROCELL
  • Terminal Finish
    TIN LEAD
  • Number of Inputs
    36
  • DLA Qualification
    Not Qualified
  • Number of Outputs
    24
  • Temperature Grade
    COMMERCIAL
  • Terminal Position
    DUAL
  • Additional Feature
    PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS
  • Number of I/O Lines
    24
  • Number of Terminals
    40
  • Terminal Pitch (mm)
    2.54
  • Package Body Material
    PLASTIC/EPOXY
  • Propagation Delay (ns)
    15
  • Seated Height-Max (mm)
    5.08
  • Supply Voltage-Max (V)
    5.25
  • Supply Voltage-Min (V)
    4.75
  • Supply Voltage-Nom (V)
    5
  • Number of Product Terms
    240
  • Programmable Logic Type
    OT PLD
  • Package Equivalence Code
    DIP40,.6
  • Clock Frequency-Max (MHz)
    52.6
  • Number of Dedicated Inputs
    12
  • Operating Temperature-Max (Cel)
    70
  • Operating Temperature-Min (Cel)
    0

PPLD910-12有0家供应商货源可供购买或竞价

提交询价

您的询价单将直接发送给我们的销售专家: Pari

提交询价
PPLD910-12
提交询价
PPLD910-12