CY7C341-35RI
Cypress Semiconductor Corporation
- 生命周期状态Discontinued
- REACHREACH compliant
- 说明UV PLD, 75ns, 192-Cell, CMOS, CPGA84
- 类别
- HTS Code8542.39.00.01
- SB Code8542.31.00.55
- JTAG BSTNO
- TechnologyCMOS
- Width (mm)27.94
- Length (mm)27.94
- JESD-30 CodeS-CPGA-P84
- Organization7 DEDICATED INPUTS, 64 I/O
- Package CodeWPGA
- Package ShapeSQUARE
- Package StyleGRID ARRAY, WINDOW Meter
- Surface MountNO
- Terminal FormPIN/PEG
- Output FunctionMACROCELL
- DLA QualificationNot Qualified
- Temperature GradeINDUSTRIAL
- Terminal PositionPERPENDICULAR
- Additional FeatureLABS INTERCONNECTED BY PIA; 12 LABS; 192 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
- Number of I/O Lines64
- Number of Terminals84
- Terminal Pitch (mm)2.54
- Number of Macro Cells192
- Package Body MaterialCERAMIC, METAL-SEALED COFIRED
- In-System ProgrammableNO
- Propagation Delay (ns)75
- Seated Height-Max (mm)5.715
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Programmable Logic TypeUV PLD
- Package Equivalence CodePGA84M,11X11
- Clock Frequency-Max (MHz)22.2
- Number of Dedicated Inputs7
- Operating Temperature-Max (Cel)85
- Operating Temperature-Min (Cel)-40
CY7C341-35RI有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
CY7C341-35RI