XC2V80-6CS144C

Xilinx,Inc.

Xilinx,Inc. XC2V80-6CS144C
  • ECCN
    EAR99
  • ECCN Governance
    EAR
  • HTS Code
    8542.39.00.01
  • SB Code
    8542.39.00.00
  • Width
    12 mm
  • Length
    12 mm
  • Technology
    CMOS
  • JESD-30 Code
    S-PBGA-B144
  • Organization
    128 CLBS, 80000 GATES
  • Package Code
    TFBGA
  • JESD-609 Code
    e0
  • Package Shape
    SQUARE
  • Package Style
    GRID ARRAY, THIN PROFILE, FINE PITCH Meter
  • Surface Mount
    YES
  • Terminal Form
    BALL
  • Number of CLBs
    128
  • Terminal Pitch
    0.8 mm
  • Terminal Finish
    Tin/Lead (Sn63Pb37)
  • Number of Inputs
    92
  • Number of Outputs
    92
  • Seated Height-Max
    1.2 mm
  • Temperature Grade
    OTHER
  • Terminal Position
    BOTTOM
  • Supply Voltage-Max
    1.575 V
  • Supply Voltage-Min
    1.425 V
  • Supply Voltage-Nom
    1.5 V
  • Clock Frequency-Max
    820 MHz
  • Number of Terminals
    144
  • Qualification Status
    Not Qualified
  • Number of Logic Cells
    1152
  • Package Body Material
    PLASTIC/EPOXY
  • Programmable Logic Type
    FIELD PROGRAMMABLE GATE ARRAY
  • Package Equivalence Code
    BGA144,13X13,32
  • Operating Temperature-Max
    85 Cel
  • Operating Temperature-Min
    0 Cel
  • Moisture Sensitivity Level
    3
  • Number of Equivalent Gates
    80000
  • Peak Reflow Temperature (Cel)
    240
  • Combinatorial Delay of a CLB-Max
    0.35 ns
  • Time@Peak Reflow Temperature-Max (s)
    30

XC2V80-6CS144C有0家供应商货源可供购买或竞价

提交询价

您的询价单将直接发送给我们的销售专家: Pari

提交询价
XC2V80-6CS144C
提交询价
XC2V80-6CS144C