XC2C512-10FT256I
Xilinx,Inc.
- 生命周期状态EOL
- RoHS符合RoHS标准
- 说明CPLD - Complex Programmable Logic Devices XC2C512-10FT256I
- 类别
- ECCN3A991.D
- ECCN GovernanceEAR
- HTS Code8542.39.00.01
- SB Code8542.39.00.00
- JTAG BSTYES
- TechnologyCMOS
- Width (mm)17
- Length (mm)17
- ArchitecturePLA-TYPE
- JESD-30 CodeS-PBGA-B256
- Organization0 DEDICATED INPUTS, 212 I/O
- Package CodeLBGA
- Package ShapeSQUARE
- Package StyleGRID ARRAY, LOW PROFILE Meter
- Surface MountYES
- Terminal FormBALL
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- Number of Inputs212
- DLA QualificationNot Qualified
- Number of Outputs212
- Temperature GradeINDUSTRIAL
- Terminal PositionBOTTOM
- Additional FeatureYES
- Number of I/O Lines212
- Number of Terminals256
- Terminal Pitch (mm)1
- Number of Macro Cells512
- Package Body MaterialPLASTIC/EPOXY
- In-System ProgrammableYES
- Propagation Delay (ns)10
- Seated Height-Max (mm)1.55
- Supply Voltage-Max (V)1.9
- Supply Voltage-Min (V)1.7
- Supply Voltage-Nom (V)1.8
- Programmable Logic TypeFLASH PLD
- Package Equivalence CodeBGA256,16X16,40
- Clock Frequency-Max (MHz)91
- Moisture Sensitivity Level3
- Number of Dedicated Inputs0
- Peak Reflow Temperature (Cel)225
- Operating Temperature-Max (Cel)85
- Operating Temperature-Min (Cel)-40
- Time@Peak Reflow Temperature-Max (s)30
XC2C512-10FT256I有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
XC2C512-10FT256I