PALCE20V8H-20/BLA
Advanced Micro Devices, Inc. (AMD)
- 生命周期状态Discontinued
- 说明EE PLD, 20ns, PAL-Type, CMOS, CDIP24
- 类别
- ECCN3A001.a.2.c
- ECCN GovernanceEAR
- HTS Code8542.31.00.55
- SB Code8542.31.00.55
- TechnologyCMOS
- Width (mm)7.62
- Length (mm)31.9405
- ArchitecturePAL-TYPE
- JESD-30 CodeR-CDIP-T24
- Organization12 DEDICATED INPUTS, 8 I/O
- Package CodeDIP
- Package ShapeRECTANGULAR
- Package StyleIN-LINE Meter
- Surface MountNO
- Terminal FormTHROUGH-HOLE
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- Number of Inputs20
- DLA QualificationNot Qualified
- Number of Outputs8
- Temperature GradeMILITARY
- Terminal PositionDUAL
- Additional FeaturePROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET
- Number of I/O Lines8
- Number of Terminals24
- Terminal Pitch (mm)2.54
- Package Body MaterialCERAMIC, METAL-SEALED COFIRED
- Propagation Delay (ns)20
- Seated Height-Max (mm)5.08
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Number of Product Terms64
- Programmable Logic TypeEE PLD
- Package Equivalence CodeDIP24,.3
- Clock Frequency-Max (MHz)33.3
- Number of Dedicated Inputs12
- Operating Temperature-Max (Cel)125
- Operating Temperature-Min (Cel)-55
- Screening Level / Reference Standard38535Q/M;38534H;883B
PALCE20V8H-20/BLA有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
PALCE20V8H-20/BLA