K4S511632D-UL75T
Samsung Semiconductor, Inc.
- 生命周期状态Discontinued
- RoHS符合RoHS标准
- REACHREACH compliant
- 说明Cache DRAM Module, 32MX16, 5.4ns, CMOS, PDSO54
- 类别
- ECCNEAR99
- ECCN GovernanceEAR
- HTS Code8542.32.00.28
- SB Code8542.32.00.15
- Width10.16 mm
- Length22.22 mm
- I/O TypeCOMMON
- TechnologyCMOS
- Access ModeFOUR BANK PAGE BURST
- JESD-30 CodeR-PDSO-G54
- Memory Width16
- Organization32MX16
- Package CodeTSOP2
- Self RefreshYES
- JESD-609 Codee6
- Package ShapeRECTANGULAR
- Package StyleSMALL OUTLINE, THIN PROFILE Meter
- Surface MountYES
- Terminal FormGULL WING
- Memory Density536870912 bit
- Memory IC TypeCACHE DRAM MODULE
- Operating ModeSYNCHRONOUS
- Refresh Cycles8192
- Terminal Pitch0.8 mm
- Access Time-Max5.4 ns
- Number of Ports1
- Number of Words33554432 words
- Terminal FinishTIN BISMUTH
- Seated Height-Max1.2 mm
- Temperature GradeCOMMERCIAL
- Terminal PositionDUAL
- Additional FeatureAUTO/SELF REFRESH
- Supply Current-Max200 mA
- Number of Functions1
- Number of Terminals54
- Standby Current-Max0.002 Amp
- Number of Words Code32M
- Qualification StatusNot Qualified
- Package Body MaterialPLASTIC/EPOXY
- Output Characteristics3-STATE
- Sequential Burst Length1,2,4,8
- Interleaved Burst Length1,2,4,8
- Package Equivalence CodeTSOP54,.46,32
- Operating Temperature-Max70 Cel
- Operating Temperature-Min0 Cel
- Supply Voltage-Max (Vsup)3.6 V
- Supply Voltage-Min (Vsup)3 V
- Supply Voltage-Nom (Vsup)3.3 V
- Clock Frequency-Max (fCLK)133 MHz
- Moisture Sensitivity Level1
- Peak Reflow Temperature (Cel)260
K4S511632D-UL75T有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
K4S511632D-UL75T