HD63450P-10
Hitachi, Ltd.
- 生命周期状态Discontinued
- 说明DMA Controller, 4 Channel(s), 10MHz, CMOS, PDIP64
- 类别
- HTS Code8542.31.00.01
- SB Code8542.31.00.30
- TechnologyCMOS
- Width (mm)22.86
- Length (mm)82.042
- JESD-30 CodeR-PDIP-T64
- Package CodeDIP
- Package ShapeRECTANGULAR
- Package StyleIN-LINE Meter
- Surface MountNO
- Terminal FormTHROUGH-HOLE
- J-STD-609 Codee0
- Terminal FinishTIN LEAD
- Address Bus Width24
- Bus Compatibility68000
- DLA QualificationNot Qualified
- Temperature GradeCOMMERCIAL
- Terminal PositionDUAL
- Additional FeatureCYCLE STEAL W/WO HOLD, BURST, AUTO REQUEST TRANSFER MODES; FIXED & ROTATIONAL PRIORITY INTRPT MODES
- Number of Terminals64
- Terminal Pitch (mm)2.54
- Package Body MaterialPLASTIC/EPOXY
- Number of DMA Channels4
- Seated Height-Max (mm)5.08
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- External Data Bus Width16
- Package Equivalence CodeDIP64,.9
- Clock Frequency-Max (MHz)10
- uPs/uCs/Peripheral ICs TypeDMA CONTROLLER
- Operating Temperature-Max (Cel)70
- Operating Temperature-Min (Cel)0
HD63450P-10有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
HD63450P-10