H5TC1G83EFR-G7I
SK Hynix
- 生命周期状态Discontinued
- RoHS符合RoHS标准
- REACHREACH compliant
- 说明DDR3L DRAM, 128MX8, 0.3ns, CMOS, PBGA78
- 类别
- ECCNEAR99
- ECCN GovernanceEAR
- HTS Code8542.32.00.32
- SB Code8542.32.00.15
- Width7.5 mm
- Length11 mm
- I/O TypeCOMMON
- TechnologyCMOS
- Access ModeMULTI BANK PAGE BURST
- JESD-30 CodeR-PBGA-B78
- Memory Width8
- Organization128MX8
- Package CodeTFBGA
- Self RefreshYES
- Package ShapeRECTANGULAR
- Package StyleGRID ARRAY, THIN PROFILE, FINE PITCH Meter
- Surface MountYES
- Terminal FormBALL
- Memory Density1073741824 bit
- Memory IC TypeDDR3L DRAM
- Operating ModeSYNCHRONOUS
- Refresh Cycles8192
- Terminal Pitch0.8 mm
- Access Time-Max0.3 ns
- Number of Ports1
- Number of Words134217728 words
- Seated Height-Max1.2 mm
- Terminal PositionBOTTOM
- Additional FeatureAUTO/SELF REFRESH
- Supply Current-Max125 mA
- Number of Functions1
- Number of Terminals78
- Number of Words Code128M
- Qualification StatusNot Qualified
- Package Body MaterialPLASTIC/EPOXY
- Output Characteristics3-STATE
- Sequential Burst Length4,8
- Interleaved Burst Length4,8
- Package Equivalence CodeBGA78,9X13,32
- Supply Voltage-Max (Vsup)1.45 V
- Supply Voltage-Min (Vsup)1.283 V
- Supply Voltage-Nom (Vsup)1.35 V
- Clock Frequency-Max (fCLK)533 MHz
- Peak Reflow Temperature (Cel)NOT SPECIFIED
- Time@Peak Reflow Temperature-Max (s)NOT SPECIFIED
H5TC1G83EFR-G7I有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
H5TC1G83EFR-G7I