EPM5128JMB
ALTERA CORP
- 生命周期状态Discontinued
- 说明UV PLD, 35ns, 128-Cell, CMOS, CQCC68
- 类别
- ECCN3A001.a.2.c
- ECCN GovernanceEAR
- HTS Code8542.31.00.55
- SB Code8542.31.00.55
- JTAG BSTNO
- TechnologyCMOS
- Width (mm)24.13
- Length (mm)24.13
- JESD-30 CodeS-XQCC-J68
- Organization7 DEDICATED INPUTS, 52 I/O
- Package CodeQCCJ
- Package ShapeSQUARE
- Package StyleCHIP CARRIER Meter
- Surface MountYES
- Terminal FormJ BEND
- J-STD-609 Codee0
- Output FunctionMACROCELL
- Terminal FinishTIN LEAD
- Number of Inputs60
- Number of Outputs52
- Temperature GradeMILITARY
- Terminal PositionQUAD
- Additional FeatureNO
- Number of I/O Lines52
- Number of Terminals68
- Terminal Pitch (mm)1.27
- Number of Macro Cells128
- Package Body MaterialCERAMIC
- In-System ProgrammableNO
- Propagation Delay (ns)35
- Seated Height-Max (mm)5.08
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Programmable Logic TypeUV PLD
- Package Equivalence CodeLDCC68,1.0SQ
- Clock Frequency-Max (MHz)33.3
- Number of Dedicated Inputs7
- Peak Reflow Temperature (Cel)220
- Operating Temperature-Max (Cel)125
- Operating Temperature-Min (Cel)-55
- Screening Level / Reference Standard38535Q/M;38534H;883B
EPM5128JMB有0家供应商货源可供购买或竞价
提交询价
您的询价单将直接发送给我们的销售专家: Pari
提交询价
EPM5128JMB