DV74LS107AD
AVG SEMICONDUCTORS
- 生命周期状态Discontinued
- 说明J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14
- 类别
- HTS Code8542.39.00.01
- SB Code8542.39.00.00
- FamilyLS
- TechnologyTTL
- Width (mm)3.9
- Length (mm)8.65
- JESD-30 CodeR-PDSO-G14
- Package CodeSOP
- Trigger TypeNEGATIVE EDGE
- Logic IC TypeJ-K FLIP-FLOP
- Package ShapeRECTANGULAR
- Package StyleSMALL OUTLINE Meter
- Surface MountYES
- Terminal FormGULL WING
- Number of Bits2
- fmax-Min (MHz)30
- Output PolarityCOMPLEMENTARY
- DLA QualificationNot Qualified
- Temperature GradeCOMMERCIAL
- Terminal PositionDUAL
- Number of Functions2
- Number of Terminals14
- Terminal Pitch (mm)1.27
- Load Capacitance (pF)15
- Package Body MaterialPLASTIC/EPOXY
- Propagation Delay (ns)20
- Seated Height-Max (mm)1.75
- Supply Voltage-Max (V)5.5
- Supply Voltage-Min (V)4.5
- Supply Voltage-Nom (V)5
- Supply Current-Max (mA)6
- Operating Temperature-Max (Cel)70
- Operating Temperature-Min (Cel)-10
DV74LS107AD有0家供应商货源可供购买或竞价
提交询价
提交询价 您的询价单将直接发送给我们的销售专家: Pari
提交询价
DV74LS107AD
提交询价
DV74LS107AD